"Leakage current analysis in static CMOS logic gates for a transistor ..."

Jorge L. Tonfat, Guilherme Flach, Ricardo Reis (2016)

> Home

Details and statistics

DOI: 10.1109/PATMOS.2016.7833673

access: closed

type: Conference or Workshop Paper

metadata version: 2019-10-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/patmos/TonfatFR16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/patmos/TonfatFR16
Jorge L. Tonfat, Guilherme Flach, Ricardo Reis:
Leakage current analysis in static CMOS logic gates for a transistor network design approach. PATMOS 2016: 107-113

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.