"Fully digital on-chip memory using minimum height standard cells for ..."

Jun Shiomi, Tohru Ishihara, Hidetoshi Onodera (2016)

> Home

Details and statistics

DOI: 10.1109/PATMOS.2016.7833424

access: closed

type: Conference or Workshop Paper

metadata version: 2017-09-16

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/patmos/ShiomiIO16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/patmos/ShiomiIO16
Jun Shiomi, Tohru Ishihara, Hidetoshi Onodera:
Fully digital on-chip memory using minimum height standard cells for near-threshold voltage computing. PATMOS 2016: 44-49

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.