"Integrated Circuit Design, Power and Timing Modeling, Optimization and ..."

Dimitrios Soudris, Peter Pirsch, Erich Barke (2000)

> Home

Details and statistics

DOI: 10.1007/3-540-45373-3

access: closed

type: Editorship

metadata version: 2019-05-14

- view
  authority control:
- export record
  dblp key:
  - conf/patmos/2000
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/patmos/2000
Dimitrios Soudris, Peter Pirsch, Erich Barke:
Integrated Circuit Design, Power and Timing Modeling, Optimization and Simulation, 10th International Workshop, PATMOS 2000, Göttingen, Germany, September 13-15, 2000, Proceedings. Lecture Notes in Computer Science 1918, Springer 2000, ISBN 3-540-41068-6 [contents]

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.