


default search action
"Single chip 46 Gb/s DP-QPSK digital clock recovery and channel ..."
S. M. R. Motaghiannezam et al. (2013)
- S. M. R. Motaghiannezam, J. Cho, D. Tauber, M. Hueda, Diego E. Crivelli, Oscar E. Agazzi, Norman Swenson:

Single chip 46 Gb/s DP-QPSK digital clock recovery and channel equalization performance in the presence of CD, PMD, and ultra-fast SOP rotation rates exceeding 20 krad/s. OFC/NFOEC 2013: 1-3

manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.


Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCID












