"Tiara: A Scalable and Efficient Hardware Acceleration Architecture for ..."

Chaoliang Zeng et al. (2022)

> Home

Details and statistics

DOI: —

access: open

type: Conference or Workshop Paper

metadata version: 2024-10-06

- view
  - electronic edition @ usenix.org (open access)
- export record
  dblp key:
  - conf/nsdi/ZengLZWLHCWLDGF22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/nsdi/ZengLZWLHCWLDGF22
Chaoliang Zeng, Layong Luo, Teng Zhang, Zilong Wang, Luyang Li, Wenchen Han, Nan Chen, Lebing Wan, Lichao Liu, Zhipeng Ding, Xiongfei Geng, Tao Feng, Feng Ning, Kai Chen, Chuanxiong Guo:
Tiara: A Scalable and Efficient Hardware Acceleration Architecture for Stateful Layer-4 Load Balancing. NSDI 2022: 1345-1358

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.