"Hardware and Software Co-Design of FPGA-based Erasure Coding Accelerator ..."

Xueqing Zhang et al. (2024)

> Home

Details and statistics

DOI: 10.1109/NAS63802.2024.10781344

access: closed

type: Conference or Workshop Paper

metadata version: 2025-01-07

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/nas/ZhangMLLSL24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/nas/ZhangMLLSL24
Xueqing Zhang, Xianwei Meng, Tao Liu, Bole Li, Bin Sun, Hui Li:
Hardware and Software Co-Design of FPGA-based Erasure Coding Accelerator for Enterprise Storage. NAS 2024: 1-6

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.