Shih-Lien Lu, Ying-Chen Lin, Chia-Lin Yang: Improving DRAM latency with dynamic asymmetric subarray. MICRO 2015: 255-266