"CMOS analog front-end IC for EEG applications with high powerline ..."

Jorge Augusto Costa, Tales Cleber Pimenta (2018)

> Home

Details and statistics

DOI: 10.1109/LASCAS.2018.8399946

access: closed

type: Conference or Workshop Paper

metadata version: 2020-10-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/lascas/CostaP18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/lascas/CostaP18
Jorge Augusto Costa, Tales Cleber Pimenta:
CMOS analog front-end IC for EEG applications with high powerline interference rejection. LASCAS 2018: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.