"Layer-Aware Design Partitioning for Vertical Interconnect Minimization."

Ya-Shih Huang, Yang-Hsiang Liu, Juinn-Dar Huang (2011)

> Home

Details and statistics

DOI: 10.1109/ISVLSI.2011.16

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/isvlsi/HuangLH11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isvlsi/HuangLH11
Ya-Shih Huang, Yang-Hsiang Liu, Juinn-Dar Huang:
Layer-Aware Design Partitioning for Vertical Interconnect Minimization. ISVLSI 2011: 144-149

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.