"Interconnect routing of embedded FPGAs using standard VLSI routing tools."

Thomas Coenen et al. (2010)

> Home

Details and statistics

DOI: 10.1109/ISSOC.2010.5625549

access: closed

type: Conference or Workshop Paper

metadata version: 2020-04-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/issoc/CoenenSWN10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/issoc/CoenenSWN10
Thomas Coenen, Jochen Schleifer, Oliver Weiß, Tobias G. Noll:
Interconnect routing of embedded FPGAs using standard VLSI routing tools. SoC 2010: 121-124

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.