"32.5 A Scalable and PCB-Friendly Daisy-Chain Approach to Parallelize LDO ..."

Bhushan Talele et al. (2020)

> Home

Details and statistics

DOI: 10.1109/ISSCC19947.2020.9063144

access: closed

type: Conference or Workshop Paper

metadata version: 2024-02-05

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/TaleleMKMB20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/TaleleMKMB20
Bhushan Talele, Raveesh Magod, Keith Kunz, Sanjeev Manandhar, Bertan Bakkaloglu:
32.5 A Scalable and PCB-Friendly Daisy-Chain Approach to Parallelize LDO Regulators with 2.613% Current-Sharing Accuracy Using Dynamic Element Matching for Integrated Current Sensing. ISSCC 2020: 494-496

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.