"A 150MS/s 133μW 7b ADC in 90nm digital CMOS Using a Comparator-Based ..."

Geert Van der Plas, Bob Verbruggen (2008)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2008.4523147

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/PlasV08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/PlasV08
Geert Van der Plas, Bob Verbruggen:
A 150MS/s 133μW 7b ADC in 90nm digital CMOS Using a Comparator-Based Asynchronous Binary-Search sub-ADC. ISSCC 2008: 242-243

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.