Jri Lee: A 75-GHz PLL in 90-nm CMOS Technology. ISSCC 2007: 432-613