"A 3.2Gb/s 8b Single-Ended Integrating DFE RX for 2-Drop DRAM Interface ..."

Hyung-Joon Chi et al. (2008)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2008.4523082

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/ChiLJBSP08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/ChiLJBSP08
Hyung-Joon Chi, Jae-Seung Lee, Seong-Hwan Jeon, Seung-Jun Bae, Jae-Yoon Sim, Hong-June Park:
A 3.2Gb/s 8b Single-Ended Integrating DFE RX for 2-Drop DRAM Interface with Internal Reference Voltage and Digital Calibration. ISSCC 2008: 112-113

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.