"An 8MHz 75µA/MHz zero-leakage non-volatile logic-based Cortex-M0 MCU ..."

Steven Bartling et al. (2013)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2013.6487802

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/BartlingKCSRM13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/BartlingKCSRM13
Steven Bartling, Sudhanshu Khanna, Michael Clinton, Scott R. Summerfelt, John A. Rodriguez, Hugh P. McAdams:
An 8MHz 75µA/MHz zero-leakage non-volatile logic-based Cortex-M0 MCU SoC exhibiting 100% digital state retention at VDD=0V with <400ns wakeup and sleep transitions. ISSCC 2013: 432-433

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.