"An optimization algorithm for simultaneous routing and buffer insertion ..."

Chessda Uttraphan, Nasir Shaikh-Husin, Mohamed Khalil Hani (2014)

> Home

Details and statistics

DOI: 10.1109/ISQED.2014.6783348

access: closed

type: Conference or Workshop Paper

metadata version: 2021-05-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isqed/UttraphanSH14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isqed/UttraphanSH14
Chessda Uttraphan, Nasir Shaikh-Husin, Mohamed Khalil Hani:
An optimization algorithm for simultaneous routing and buffer insertion with delay-power constraints in VLSI layout design. ISQED 2014: 357-364

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.