"Memory-aware circuit overlay NoCs for latency optimized GPGPU architectures."

Venkata Yaswanth Raparti, Sudeep Pasricha (2016)

> Home

Details and statistics

DOI: 10.1109/ISQED.2016.7479177

access: closed

type: Conference or Workshop Paper

metadata version: 2025-11-15

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isqed/RapartiP16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isqed/RapartiP16
Venkata Yaswanth Raparti, Sudeep Pasricha:
Memory-aware circuit overlay NoCs for latency optimized GPGPU architectures. ISQED 2016: 63-68

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.