"Optimization of dynamic power consumption in multi-tier gate-level ..."

Sheng-En David Lin, Partha Pratim Pande, Dae Hyun Kim (2016)

> Home

Details and statistics

DOI: 10.1109/ISQED.2016.7479152

access: closed

type: Conference or Workshop Paper

metadata version: 2022-04-15

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isqed/LinPK16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isqed/LinPK16
Sheng-En David Lin, Partha Pratim Pande, Dae Hyun Kim:
Optimization of dynamic power consumption in multi-tier gate-level monolithic 3D ICs. ISQED 2016: 29-34

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.