"Hexagonal Tiling based Multiple FPGAs Stencil Computation Acceleration and ..."

Jinyu Wang et al. (2021)

> Home

Details and statistics

DOI: 10.1109/ISPA-BDCLOUD-SOCIALCOM-SUSTAINCOM52081.2021.00101

access: closed

type: Conference or Workshop Paper

metadata version: 2025-08-15

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ispa/WangKLW0W21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ispa/WangKLW0W21
Jinyu Wang, Yifei Kang, Yiwen Li, Weiguo Wu, Song Liu, Longxiang Wang:
Hexagonal Tiling based Multiple FPGAs Stencil Computation Acceleration and Optimization Methodology. ISPA/BDCloud/SocialCom/SustainCom 2021: 697-705

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.