


default search action
"Transistor-level monolithic 3D standard cell layout optimization for ..."
Bon Woong Ku et al. (2017)
- Bon Woong Ku, Taigon Song, Arthur Nieuwoudt, Sung Kyu Lim

:
Transistor-level monolithic 3D standard cell layout optimization for full-chip static power integrity. ISLPED 2017: 1-6

manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.


Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCID












