Sandeep Kolla, Ayesha Sk, Sreehari Veeramachaneni, Sk. Noor Mahammad: Logic Locking Designs at Transistor Level for Full Adders. iSES 2022: 289-292