"An Efficient Test Scheduling to Co-optimize Test Time and Peak Power for ..."

Subhajit Chatterjee et al. (2020)

> Home

Details and statistics

DOI: 10.1109/ISDCS49393.2020.9263015

access: closed

type: Conference or Workshop Paper

metadata version: 2020-12-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isdcs/ChatterjeeRG020
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isdcs/ChatterjeeRG020
Subhajit Chatterjee, Surajit Kumar Roy, Chandan Giri, Hafizur Rahaman:
An Efficient Test Scheduling to Co-optimize Test Time and Peak Power for 3D ICs. ISDCS 2020: 1-6

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.