Shiann Shiun Jeng, Hsing-Chen Lin, Shu-Ming Chang: FPGA implementation of FIR filter using M-bit parallel distributed arithmetic. ISCAS 2006