"Deadline-aware Memory Scheduler and Governor for Heterogeneous Processors."

Xue-Xin He, Ya-Shu Chen (2018)

> Home

Details and statistics

DOI: 10.1109/INDIN.2018.8471962

access: closed

type: Conference or Workshop Paper

metadata version: 2018-10-12

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/indin/HeC18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/indin/HeC18
Xue-Xin He, Ya-Shu Chen:
Deadline-aware Memory Scheduler and Governor for Heterogeneous Processors. INDIN 2018: 239-244

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.