"Trends in design of massively parallel coprocessors implemented in digital ..."

Péter Földesy (2004)

> Home

Details and statistics

DOI: 10.1109/IJCNN.2004.1381174

access: closed

type: Conference or Workshop Paper

metadata version: 2025-01-27

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ijcnn/Foldesy04
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ijcnn/Foldesy04
Péter Földesy:
Trends in design of massively parallel coprocessors implemented in digital ASICs. IJCNN 2004: 3131-3135

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.