"Scalable instruction set simulator for thousand-core architectures running ..."

Shivani Raghav et al. (2010)

> Home

Details and statistics

DOI: 10.1109/HPCS.2010.5547092

access: closed

type: Conference or Workshop Paper

metadata version: 2026-01-16

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ieeehpcs/RaghavRAPMB10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ieeehpcs/RaghavRAPMB10
Shivani Raghav, Martino Ruggiero, David Atienza, Christian Pinto, Andrea Marongiu, Luca Benini:
Scalable instruction set simulator for thousand-core architectures running on GPGPUs. HPCS 2010: 459-466

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.