"A FPGA-Pipelined, High-Throughput Approach to Coarse-Grained Simulation of ..."

Carlo Pascoe et al. (2019)

> Home

Details and statistics

DOI: 10.1109/HPCS48598.2019.9188129

access: closed

type: Conference or Workshop Paper

metadata version: 2021-10-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ieeehpcs/PascoeBLS19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ieeehpcs/PascoeBLS19
Carlo Pascoe, Ryan Blanchard, Herman Lam, Greg Stitt:
A FPGA-Pipelined, High-Throughput Approach to Coarse-Grained Simulation of HPC Systems. HPCS 2019: 674-683

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.