"An approach for customizing on-chip interconnect architectures in SoC design."

Abderrahim Chariete et al. (2012)

> Home

Details and statistics

DOI: 10.1109/HPCSIM.2012.6266926

access: closed

type: Conference or Workshop Paper

metadata version: 2020-06-15

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ieeehpcs/CharieteBGW12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ieeehpcs/CharieteBGW12
Abderrahim Chariete, Mohamed Bakhouya, Jaafar Gaber, Maxime Wack:
An approach for customizing on-chip interconnect architectures in SoC design. HPCS 2012: 288-294

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.