"CPU-aware, process-level redundancy to tolerate faults in multi-core."

Hananeh Aliee, Hamid R. Zarandi, Alireza Tajary (2011)

> Home

Details and statistics

DOI: 10.1109/HPCSIM.2011.5999844

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ieeehpcs/AlieeZT11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ieeehpcs/AlieeZT11
Hananeh Aliee, Hamid R. Zarandi, Alireza Tajary:
CPU-aware, process-level redundancy to tolerate faults in multi-core. HPCS 2011: 343-349

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.