"A new approach to minimize leakage power in nano-scale VLSI adder."

Pradeep Jamwal et al. (2010)

> Home

Details and statistics

DOI: 10.1145/1741906.1742108

access: closed

type: Conference or Workshop Paper

metadata version: 2019-02-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icwet/JamwalSSK10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icwet/JamwalSSK10
Pradeep Jamwal, M. B. Srinivas, G. V. K. Sarma, M. Murali Krishna:
A new approach to minimize leakage power in nano-scale VLSI adder. ICWET 2010: 880-886

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.