"High output power frequency doubler for digital PLLs in fully integrated ..."

Soenke Vehring et al. (2017)

> Home

Details and statistics

DOI: 10.1109/ICUWB.2017.8250955

access: closed

type: Conference or Workshop Paper

metadata version: 2018-01-16

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icuwb/VehringDSMGB17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icuwb/VehringDSMGB17
Soenke Vehring, Yaoshun Ding, Philipp Scholz, Dominic Maurath, Friedel Gerfers, Georg Böck:
High output power frequency doubler for digital PLLs in fully integrated 24 GHz CMOS radar systems. ICUWB 2017: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.