"A 40nm 5-16Tops/W@INT8 eFlash In-Memory Computing SoC Chip with Noise ..."

Guanavao Wang et al. (2023)

> Home

Details and statistics

DOI: 10.1109/ICTA60488.2023.10363786

access: closed

type: Conference or Workshop Paper

metadata version: 2025-10-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icta3/WangLTZGBPWW23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icta3/WangLTZGBPWW23
Guanavao Wang, Yuexi Lv, Yu Tian, Jian Zhang, Carol Guo, Tianshuo Bai, Biao Pan, Derek Wang, Wang Kang:
A 40nm 5-16Tops/W@INT8 eFlash In-Memory Computing SoC Chip with Noise Suppression and Compensation Techniques to Improve the Accuracy. ICTA 2023: 128-129

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.