"FPGA implementation of chaotic based AES image encryption algorithm."

Syed Shahzad Hussain Shah, Gulistan Raja (2015)

> Home

Details and statistics

DOI: 10.1109/ICSIPA.2015.7412256

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icsipa/ShahR15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icsipa/ShahR15
Syed Shahzad Hussain Shah, Gulistan Raja:
FPGA implementation of chaotic based AES image encryption algorithm. ICSIPA 2015: 574-577

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.