"A low power and high speed 10 transistor full adder using multi threshold ..."

Akshay Bhaskar et al. (2016)

> Home

Details and statistics

DOI: 10.1109/ICIINFS.2016.8262968

access: closed

type: Conference or Workshop Paper

metadata version: 2021-08-13

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iciis/BhaskarRSN16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iciis/BhaskarRSN16
Akshay Bhaskar, Dheeraj Reddy, Shabhari Saravanan, K. Jagannadha Naidu:
A low power and high speed 10 transistor full adder using multi threshold technique. ICIIS 2016: 371-374

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.