"Time Aware Modelling and Analysis of Multiclocked VLSI Systems."

Tomi Westerlund, Juha Plosila (2006)

> Home

Details and statistics

DOI: 10.1007/11901433_40

access: closed

type: Conference or Workshop Paper

metadata version: 2019-09-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icfem/WesterlundP06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icfem/WesterlundP06
Tomi Westerlund, Juha Plosila:
Time Aware Modelling and Analysis of Multiclocked VLSI Systems. ICFEM 2006: 737-756

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.