"A post-processing methodology to improve the automatic design of CMOS ..."

Gustavo H. Smaniotto et al. (2017)

> Home

Details and statistics

DOI: 10.1109/ICECS.2017.8292073

access: closed

type: Conference or Workshop Paper

metadata version: 2022-03-15

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icecsys/SmaniottoZCSMMR17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icecsys/SmaniottoZCSMMR17
Gustavo H. Smaniotto, Regis Zanandrea, Maicon Schneider Cardoso, Renato Souza de Souza, Matheus T. Moreira, Felipe S. Marques, Leomar S. da Rosa Jr.:
A post-processing methodology to improve the automatic design of CMOS gates at layout-level. ICECS 2017: 42-45

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.