"HLTB design for high-speed multi-FPGA pipelines."

Josef Magri et al. (2017)

> Home

Details and statistics

DOI: 10.1109/ICECS.2017.8292109

access: closed

type: Conference or Workshop Paper

metadata version: 2020-06-15

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icecsys/MagriCBGG17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icecsys/MagriCBGG17
Josef Magri, Owen Casha, Keith Bugeja, Ivan Grech, Edward Gatt:
HLTB design for high-speed multi-FPGA pipelines. ICECS 2017: 182-185

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.