"Exploring the use of parallel prefix adder topologies into approximate ..."

Morgana Macedo et al. (2017)

> Home

Details and statistics

DOI: 10.1109/ICECS.2017.8292078

access: closed

type: Conference or Workshop Paper

metadata version: 2025-03-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icecsys/MacedoSSDC17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icecsys/MacedoSSDC17
Morgana Macedo, Leonardo Bandeira Soares, Bianca Silveira, Cláudio Machado Diniz, Eduardo A. C. da Costa:
Exploring the use of parallel prefix adder topologies into approximate adder circuits. ICECS 2017: 298-301

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.