Ayse Neslin Ismailoglu, Murat Askar: Delay insensitivity verification of bit-level pipelined systolic arrays in dual-rail treshold logic. ICECS 2008: 1063-1066