"A Multibit MAC Scheme using Switched Capacitor based 3C Multiplier for ..."

Neha Gupta et al. (2022)

> Home

Details and statistics

DOI: 10.1109/ICECS202256217.2022.9970819

access: closed

type: Conference or Workshop Paper

metadata version: 2025-12-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icecsys/GuptaJKMSDB22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icecsys/GuptaJKMSDB22
Neha Gupta, Ashish Joshi, Dinesh Kushwaha, Vinod Menezes, Rashmi Sachan, Sudeb Dasgupta, Anand Bulusu:
A Multibit MAC Scheme using Switched Capacitor based 3C Multiplier for Analog Compute In-Memory Architecture. ICECS 2022 2022: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.