"A Python-Verilog Toolbox for Modeling of a Hadamard Gate Based on ..."

Panagiotis Giounanlis et al. (2019)

> Home

Details and statistics

DOI: 10.1109/ICECS46596.2019.8965149

access: closed

type: Conference or Workshop Paper

metadata version: 2026-02-01

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icecsys/GiounanlisBBLAS19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icecsys/GiounanlisBBLAS19
Panagiotis Giounanlis, Elena Blokhina, Imran Bashir, Dirk Leipold, Mike Asker, Robert Bogdan Staszewski:
A Python-Verilog Toolbox for Modeling of a Hadamard Gate Based on Position-Based CMOS Qubits. ICECS 2019: 566-569

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.