"Low-voltage low-distortion sampling switch design in 22 nm FD-SOI CMOS ..."

Pragoti Pran Bora et al. (2017)

> Home

Details and statistics

DOI: 10.1109/ICECS.2017.8292033

access: closed

type: Conference or Workshop Paper

metadata version: 2025-09-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icecsys/BoraBVIM17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icecsys/BoraBVIM17
Pragoti Pran Bora, David Borggreve, Frank Vanselow, Erkan Isa, Linus Maurer:
Low-voltage low-distortion sampling switch design in 22 nm FD-SOI CMOS technology. ICECS 2017: 86-89

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.