"Design and Analysis of 4 Bit Multipliers Using Pass Transistor Logic and ..."

Pavithara P et al. (2024)

> Home

Details and statistics

DOI: 10.1109/ICDCS59278.2024.10561038

access: closed

type: Conference or Workshop Paper

metadata version: 2025-03-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icdcs2/PMMKPV24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icdcs2/PMMKPV24
Pavithara P, Ramesh M, Prabu M, Kavin Kumar K, Ponmurugan P, Udaya Suriyan V:
Design and Analysis of 4 Bit Multipliers Using Pass Transistor Logic and Gate Diffusion Input Technique Using 18nm FinFET Technology. ICDCS 2024: 291-295

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.