"A 100Gbps-ready Low Latency on-Chip Router for FPGA clusters."

Yuiki Tani, Yasunori Osana (2024)

> Home

Details and statistics

DOI: 10.1109/ICCE59016.2024.10444199

access: closed

type: Conference or Workshop Paper

metadata version: 2024-03-08

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iccel/TaniO24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccel/TaniO24
Yuiki Tani, Yasunori Osana:
A 100Gbps-ready Low Latency on-Chip Router for FPGA clusters. ICCE 2024: 1-3

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.