"FPGA-based ultra-low latency background remover."

Yoshiyuki Oshima et al. (2024)

> Home

Details and statistics

DOI: 10.1109/ICCE59016.2024.10444168

access: closed

type: Conference or Workshop Paper

metadata version: 2024-03-08

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iccel/OshimaYTFFN24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccel/OshimaYTFFN24
Yoshiyuki Oshima, Yoshiki Yamaguchi, Ryouhei Tsugami, Toshihito Fujiwara, Tatsuya Fukui, Satoshi Narikawa:
FPGA-based ultra-low latency background remover. ICCE 2024: 1-2

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.