"Low-Power Counter-Based Delay Line Design For DPWM."

Cheng-Jie Yang et al. (2019)

> Home

Details and statistics

DOI: 10.1109/ICCE-TW46550.2019.8991939

access: closed

type: Conference or Workshop Paper

metadata version: 2025-10-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icce-tw/YangLLSS19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icce-tw/YangLLSS19
Cheng-Jie Yang, Ming-Jie Li, Chen-Yueh Liu, Ming-Hwa Sheu, Chi-Chia Sun:
Low-Power Counter-Based Delay Line Design For DPWM. ICCE-TW 2019: 1-2

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.