"Reconfigurable Deep Learning Accelerator Hardware Architecture Design for ..."

Chung-Bin Wu, Chung-Hsuan Chen, Chen-Peng Kuan (2021)

> Home

Details and statistics

DOI: 10.1109/ICCE-TW52618.2021.9602959

access: closed

type: Conference or Workshop Paper

metadata version: 2021-11-23

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icce-tw/WuCK21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icce-tw/WuCK21
Chung-Bin Wu, Chung-Hsuan Chen, Chen-Peng Kuan:
Reconfigurable Deep Learning Accelerator Hardware Architecture Design for Sparse CNN. ICCE-TW 2021: 1-2

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.