"Optimizing MLC-based STT-RAM caches by dynamic block size reconfiguration."

Jianxing Wang et al. (2014)

> Home

Details and statistics

DOI: 10.1109/ICCD.2014.6974672

access: closed

type: Conference or Workshop Paper

metadata version: 2023-06-26

- view
  authority control:
- export record
  dblp key:
  - conf/iccd/WangRWBL14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccd/WangRWBL14
Jianxing Wang, Pooja Roy, Weng-Fai Wong, Xiuyuan Bi, Hai Li:
Optimizing MLC-based STT-RAM caches by dynamic block size reconfiguration. ICCD 2014: 133-138

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.