"A Floating Point Divider using Redundant Binary Circuits and an ..."

Hiroaki Suzuki et al. (1997)

> Home

Details and statistics

DOI: 10.1109/ICCD.1997.628939

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-23

- view
  authority control:
- export record
  dblp key:
  - conf/iccd/SuzukiMMH97
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccd/SuzukiMMH97
Hiroaki Suzuki, Hiroshi Makino, Koichiro Mashiko, Hisanori Hamano:
A Floating Point Divider using Redundant Binary Circuits and an Asynchronous Clock Scheme. ICCD 1997: 685-689

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.