"Efficiency of thread-level speculation in SMT and CMP architectures - ..."

Venkatesan Packirisamy et al. (2008)

> Home

Details and statistics

DOI: 10.1109/ICCD.2008.4751875

access: closed

type: Conference or Workshop Paper

metadata version: 2023-09-30

- view
  authority control:
- export record
  dblp key:
  - conf/iccd/PackirisamyLHZYN08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccd/PackirisamyLHZYN08
Venkatesan Packirisamy, Yangchun Luo, Wei-Lung Hung, Antonia Zhai, Pen-Chung Yew, Tin-Fook Ngai:
Efficiency of thread-level speculation in SMT and CMP architectures - performance, power and thermal perspective. ICCD 2008: 286-293

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.